Coupons
Help
  • FAQ
    browse most common questions
  • Live Chat
    talk with our online service
  • Email
    contact your dedicated sales:

Backplane Connector, Impedance, and Power/Ground Design for EMC

Author : Alex Chen | PCB Design & High-Speed Engineering Specialist

November 13, 2026


A backplane is more than a passive carrier for line cards. It distributes high-speed signals, primary power, and ground return currents across every slot, so its connector pinout, trace impedance, and power/ground architecture directly shape the system's electromagnetic compatibility (EMC). Connector transitions, dense via fields, plane splits, and long trace runs can all become sources of crosstalk, common-mode radiation, and reflections. This article examines the main design factors: 2mm HM connector selection and keying, signal/ground pin assignment, connector modeling, impedance matching between line cards and the backplane, power distribution and hot-swap protection, ground partitioning, and shielding rules such as the 20H and 3W practices.

Highlights:

  • 2mm HM connectors with shielded shells and interleaved ground/signal pins provide better return-path control and lower crosstalk than unshielded or densely packed alternatives.
  • Routing through a dense connector via field forces multiple signals to share ground return paths; the resulting coupling inductance depends on the effective return length through the via field, not on the field width.
  • Continuous ground planes, 20H power-plane inset, and 3W clearance from plane edges reduce edge radiation and return-loop area on long backplane traces.

 

Backplane EMC Design

The backplane EMC design starts at the connector interface. Every signal that enters or leaves a line card passes through a connector, and the connector's pin arrangement determines the return paths available to that signal. The following sections therefore begin with connector selection and pinout, then move to impedance, power distribution, grounding, and shielding.

Connector Signal Arrangement and EMC Design

Connector Selection

Many current backplane designs use 2mm HM connectors. The 2mm HM family is a modular, end-to-end stacking design with A, B, and C types. The A type has two function blocks in the middle that guide and locate the connector relative to the mating connector on the line card; the cavity between the two blocks can accept a keying pin to prevent wrong insertion. The B type has no locating function. The C type is used at the end of a ganged assembly and provides partial locating. Whether a single connector or a ganged group is used, the locating scheme must be considered at the mechanical design stage.

2mm HM connectors are available with inter-column shielding and with shell shielding. The choice depends on the ground-pin arrangement and the shielding requirement. From an EMC perspective, a shielded shell is preferred. For high-speed signal transmission, AMP also offers HS3 connectors. Their design already accounts for shielding between pins, so they produce lower crosstalk and allow higher signal-pin utilization, but they are more expensive.

Connector Model and Pin Signal Arrangement

Viewed from first principles, a connector is a transmission-line model, except that the signal does not have a reference ground plane. Return current must flow through ground pins, so many signal lines inevitably share a segment of ground return. The conducted interference caused by connector crosstalk therefore requires close attention.

Pin signal arrangement begins with signal allocation. Assign the positions and quantities of signal, power, and ground pins so that crosstalk is reduced, radiation is minimized, and ground return is guaranteed. Each signal pin should ideally have its own nearby return path. Critical signal lines should be separated from other signals by ground pins. For hot swap, 2mm HM connectors use ground pins that are longer than power pins; the longer pins should be assigned to ground and power connections. A quincunx pattern of ground and signal pins is recommended, with high-speed signal and ground positions interleaved to reduce crosstalk.

Backplane signal routing should avoid passing through dense via areas, especially connector areas. A dense via field is a region where the reference plane is highly discontinuous. If a trace passes through such a region, two traces may share a ground return, creating mutual inductance, increasing the coupling loop area, and strengthening radiation. The resulting coupling inductance is L = 5d ln(d/w), where L is inductance in nH, w is the line width in inches, and d is the effective length of the ground return path through the via field. The inductance is independent of the via-field width and depends only on its length. A trace passing through the middle of the via field is therefore affected more than one passing along its edge.

Impedance Matching

Backplane traces are much longer than line-card traces, so impedance control on the backplane is more important. Because the backplane has many layers, it is difficult to control its impedance to match every line card; the line cards must compensate. In addition, as noted earlier, different board positions create different topologies, so the matching method differs from backplane slot to slot. Keep the signal line from the connector to the interface device short, avoid reflections caused by long stubs, and reduce impedance discontinuities such as vias and right-angle bends.

Power and Ground Distribution

As on line cards, power and ground plane splits strongly affect backplane EMC. Improper splits increase common-mode radiation. Backplanes generally use multilayer technology with signal layers alternating with ground (or power) layers; two signal layers should not be directly adjacent. Route high-speed signals on signal layers adjacent to ground. Where adjacent routing is unavoidable, route the adjacent layers orthogonally.

Power Split and Hot-Swap Effects

Line-card power enters through the backplane and is distributed to each line card. On the backplane, BGND and the -48 V line must run close and parallel or be arranged on adjacent planes. If primary input power such as -48 V directly supplies line cards, provide local overload protection, for example fuses on the line cards. At the power connection between the backplane and the line card, take filtering measures and place the associated components nearby. For special cases such as distributed power, -48 V need not use a plane layer; copper or thick traces can replace it to save backplane layers. Keep high-current and strong-signal traces as short as possible. High-voltage, high-current circuits must be completely separated from low-current, low-voltage weak-signal circuits. For hot swap, install a hot-swap connector on the inserted board and provide a soft-start circuit on the line card. When line cards mate directly with the backplane through connectors, components with strong radiated emissions such as relays and switching power supplies should be placed as far from the backplane as possible; a distance of at least 10mm from the line-card connector edge is recommended.

Ground Split and Ground Connections

There is still no unified understanding of how to split and connect BGND, PGND, and GND on a backplane. Backplane grounding must be considered at the system level. A common practice is that all line cards in a subrack are common-grounded within the backplane through the interface signals GND and PGND. Subracks are common-grounded within the cabinet through GND, PGND, and BGND, and the cabinet is connected to earth through a grounding bolt. Specific grounding methods vary by product and lack a unified specification. From an EMC perspective, it is desirable not to split PGND and GND on the backplane and to combine them; the actual effect is still being evaluated experimentally.

For EMC, with shielded 2mm connectors, no sensitive components should be placed within 15mm around the connector. The surface layer of the backplane should be a complete shielding ground plane, with no other signal traces. The loop area between power and ground must also be as small as possible. To reduce interference, the distance from a transmission line to the ground plane should be less than the distance to an adjacent transmission line. Keeping the ground plane continuous reduces the return-loop area of most routing.

Shielding

Several shielding details require attention.

  1. In high-speed PCBs, considering the edge effect of power planes, all power planes must be smaller than the adjacent ground plane and inset inward by 20H. That is, the distance from the power-plane edge to the adjacent ground-plane edge must be greater than 20 times the vertical distance between the power and ground planes. To implement the 20H rule well, control the thickness between the power and ground planes. Following the 20H rule raises the self-resonant frequency of the power-to-ground plane capacitance by about 2-3 times.
  2. Signal traces on the backplane, especially clock and other high-speed lines, should be at least 3W away from the ground-plane edge in the vertical direction. Minimize the loop area formed by signal routing, including both ground and power loops.
  3. Separate different signal types as much as possible. Critical signal lines should have ground shield traces around them, used as return or guard traces. Ground shield traces must be grounded at both ends and also via-stitched to ground in the middle. The spacing between ground vias should preferably be less than λ/20 (λ is the wavelength of the transmitted signal) and should not be equal. Except for differential pairs, ground shield traces should not be shared. In other words, the common practice of adding only one ground shield trace between two signal lines cannot completely eliminate interference between them.
  4. For better EMC control, reference the CPCI backplane design: provide a keep-out routing area around the backplane perimeter, and place a ground ring at the backplane edge connected to the subrack through a ring of metallized holes. This further reduces external radiation.

Related Reading:

Alex Chen | PCB Design & High-Speed Engineering Specialist Alex Chen | PCB Design & High-Speed Engineering Specialist

Alex Chen is a senior PCB design engineer with extensive experience in high-speed and high-density circuit design. He specializes in signal integrity, impedance control, and multilayer PCB layout optimization. At AIVON, he reviews and refines content related to PCB design principles, EDA tools, and advanced layout techniques. His expertise helps engineers avoid common design pitfalls and improve performance, reliability, and manufacturability in complex PCB projects.

Related Tags


2026 AIVON.COM All Rights Reserved
Intellectual Property Rights | Terms of Service | Privacy Policy | Refund Policy